40-Gb/s 2:1 Multiplexer and 1:2 Demultiplexer in 120-nm Standard CMOS
نویسندگان
چکیده
We present an integrated 2:1 multiplexer and a companion 1:2 demultiplexer in CMOS. Both integrated circuits (ICs) operate up to a bit rate of 40 Gb/s. The 2:1 multiplexer features two in-phase data inputs which are achieved by a master–slave flip-flop and a master–slave–master flip-flop. Current-mode logic is used because of the higher speed compared to static CMOS and the robustness against common-mode disturbances. The multiplexer uses no output buffer and directly drives the 50environment. An inductance connected in series to the output in combination with shunt peaking is used to enhance the bandwidth of the multiplexer. Fully symmetric on-chip inductors are used for peaking. The inductors are mutually coupled to save chip area. Lumped equivalent models of both peaking inductors allow optimization of the circuit. The ICs are fabricated in a 120-nm standard CMOS technology and use 1.5-V supply voltage. Measured eye diagrams of both ICs demonstrate their performance.
منابع مشابه
5-2 A 40-Gb/s Transmitter with 4:1 MUX and Subharmonically Injection-Locked CMU in 90-nm CMOS Technology
A low-power low-jitter 40-Gb/s transmitter incorporating triple-resonance technique and subharmonically injection -locked CMU is presented. Designed and fabricated in 90-nm CMOS technology, this chip provides 4:1 multiplexing and achieves 454 fs,rms output data jitter while consuming only 325 mW from a 1.5-V supply.
متن کاملA Thermally Tunable 1 × 4 Channel Wavelength Demultiplexer Designed on a Low-Loss Si3N4 Waveguide Platform
A thermally tunable 1 × 4 channel optical demultiplexer was designed using an ultra low-loss Si3N4 (propagation loss ~3.1 dB/m) waveguide. The demultiplexer has three 2 × 2 Mach-Zehnder interferometers (MZI), where each of the MZI contains two 2 × 2 general interference based multimode interference (MMI) couplers. The MMI couplers exhibit −3.3 dB to −3.7 dB power division ratios over a 50 nm wa...
متن کاملDesign of Low-Noise, Low-Power 10-GHz VCO Using 0.18-µm CMOS Technology
Owing to the extent of multimedia data transmission, the demand for large-capacity communication systems has increased drastically. In order to meet this demand, highspeed time-division multiplex (TDM) systems have been developed thus far [1]–[3]. Several component ICs using various high-speed devices such as HBTs based on SiGe [1] and compound semiconductor devices [2] have been studied for po...
متن کاملA 4-Gb/s CMOS Clock and Data Recovery Circuit Using 1=8-Rate Clock Technique
A 4-Gb/s clock and data recovery (CDR) circuit is realized in a 0.25m standard CMOS technology. The CDR circuit exploits 1 8-rate clock technique to facilitate the design of a voltage-controlled oscillator (VCO) and to eliminate the need of 1:4 demultiplexer, thereby achieving low power consumption. The VCO incorporates the ring oscillator configuration with active inductor loads, generating fo...
متن کاملDesign and operation of a rapid single flux quantum demultiplexer
A demultiplexer (DMUX) is a key subsystem of rapid single flux quantum (RSFQ) circuits and systems in practical applications. High-speed data from RSFQ circuits should be converted into sufficiently low-speed ones for transmission to and processing by room temperature electronics. We designed, fabricated and successfully tested an RSFQ DMUX based on the synchronous shift-and-dump architecture w...
متن کامل